欧美aaa毛片免费看-欧美aaa视频-欧美aaa性bbb毛片-欧美aa一级-99久久精品免费观看国产-99久久精品免费观看区一

Your Position: Home > Support > Service Center

Microsoft joined a new generation of DRAM groups of HMCC reason

2012/8/16??????view:

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

主站蜘蛛池模板: 亚洲最新| 在线观看中文字幕国产| 老司机一级片| 久久久久久久国产精品| 欧美成视频人免费淫片| 久久综合九色| 国产精品成人观看视频网站| 国产香蕉偷在线观看视频| 爱呦视频在线播放网址| 成年人的天堂| 伊人不卡| 亚洲精品伊人久久久久| 亚洲欧洲第一页| 日韩精品在线一区二区| 免费看一级毛片欧美| 国产免费一区二区在线看| 国产精品久久一区一区| 国产成人啪午夜精品网站| 春色网站| 波多野结衣一区在线观看| 最新中文字幕日本| 一区二区三区影视| 午夜精品久久久久久中宇| 色欧美在线视频| 日本不卡在线播放| 日本高清免费网站| 久久国产免费一区二区三区| 成人青草亚洲国产| 亚洲日韩欧美综合| 香蕉蕉亚亚洲aav综合| 日本不卡免费新一二三区| 久久久精品免费| h视频在线看| 亚洲成人精品久久| 日本天堂影院| 精品国产1区| 国产91精品黄网在线观看| 在线观看操| 性欧美wideos| 欧美日韩乱码毛片免费观看| 满18看的毛片|